Udemy – Learn VHDL Design for use in FPGA and ASIC Digital Systems

CG数据库 >> Udemy – Learn VHDL Design for use in FPGA and ASIC Digital Systems

Udemy – Learn VHDL Design for use in FPGA and ASIC Digital Systems的图片1

MP4 | Video: 1280x720 | 264 kbps | 44.1 KHz | Duration: 4 Hours | 539.2 MB

Genre: eLearning | Language: English

What am I going to get from this course?

Over 11 lectures and 4 hours of content!

Describe and explain VHDL syntax and semantics

Create synthesizable designs using VHDL

Use Xilinx FPGA development board for hand-on experience

Design simple and practical test benches in VHDL

Use the Xilinx ISE toolset

Design and develop VHDL models

Use ModelSim simulation software

What is the target audience?

Udemy – Learn VHDL Design for use in FPGA and ASIC Digital Systems的图片2

Udemy – Learn VHDL Design for use in FPGA and ASIC Digital Systems的图片3

发布日期: 2015-08-04